<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD Journal Publishing DTD v2.3 20070202//EN" "journalpublishing.dtd">
<article article-type="research-article" dtd-version="2.3" xml:lang="EN" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">
<front>
<journal-meta>
<journal-id journal-id-type="publisher-id">Front. Nanotechnol.</journal-id>
<journal-title>Frontiers in Nanotechnology</journal-title>
<abbrev-journal-title abbrev-type="pubmed">Front. Nanotechnol.</abbrev-journal-title>
<issn pub-type="epub">2673-3013</issn>
<publisher>
<publisher-name>Frontiers Media S.A.</publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id pub-id-type="publisher-id">782836</article-id>
<article-id pub-id-type="doi">10.3389/fnano.2021.782836</article-id>
<article-categories>
<subj-group subj-group-type="heading">
<subject>Nanotechnology</subject>
<subj-group>
<subject>Original Research</subject>
</subj-group>
</subj-group>
</article-categories>
<title-group>
<article-title>ReSe<sub>2</sub>-Based RRAM and Circuit-Level Model for Neuromorphic Computing</article-title>
<alt-title alt-title-type="left-running-head">Huang et&#x20;al.</alt-title>
<alt-title alt-title-type="right-running-head">ReSe<sub>2</sub> RRAM for Neuromorphic Computing</alt-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname>Huang</surname>
<given-names>Yifu</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
<uri xlink:href="https://loop.frontiersin.org/people/1374063/overview"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Gu</surname>
<given-names>Yuqian</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
<uri xlink:href="https://loop.frontiersin.org/people/1500496/overview"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Wu</surname>
<given-names>Xiaohan</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Ge</surname>
<given-names>Ruijing</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Chang</surname>
<given-names>Yao-Feng</given-names>
</name>
<xref ref-type="aff" rid="aff2">
<sup>2</sup>
</xref>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Wang</surname>
<given-names>Xiyu</given-names>
</name>
<xref ref-type="aff" rid="aff3">
<sup>3</sup>
</xref>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Zhang</surname>
<given-names>Jiahan</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
<uri xlink:href="https://loop.frontiersin.org/people/1492658/overview"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname>Akinwande</surname>
<given-names>Deji</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
<uri xlink:href="https://loop.frontiersin.org/people/922960/overview"/>
</contrib>
<contrib contrib-type="author" corresp="yes">
<name>
<surname>Lee</surname>
<given-names>Jack C.</given-names>
</name>
<xref ref-type="aff" rid="aff1">
<sup>1</sup>
</xref>
<xref ref-type="corresp" rid="c001">&#x2a;</xref>
</contrib>
</contrib-group>
<aff id="aff1">
<label>
<sup>1</sup>
</label>Department of Electrical and Computer Engineering, The University of Texas at Austin, <addr-line>Austin</addr-line>, <addr-line>TX</addr-line>, <country>United&#x20;States</country>
</aff>
<aff id="aff2">
<label>
<sup>2</sup>
</label>Intel Corporation, <addr-line>Hillsboro</addr-line>, <addr-line>OR</addr-line>, <country>United&#x20;States</country>
</aff>
<aff id="aff3">
<label>
<sup>3</sup>
</label>Oracle Corporation, <addr-line>Austin</addr-line>, <addr-line>TX</addr-line>, <country>United&#x20;States</country>
</aff>
<author-notes>
<fn fn-type="edited-by">
<p>
<bold>Edited by:</bold> <ext-link ext-link-type="uri" xlink:href="https://loop.frontiersin.org/people/1133172/overview">Ying-Chen (Daphne) Chen</ext-link>, Northern Arizona University, United&#x20;States</p>
</fn>
<fn fn-type="edited-by">
<p>
<bold>Reviewed by:</bold> <ext-link ext-link-type="uri" xlink:href="https://loop.frontiersin.org/people/823117/overview">Vedarethinam Vadanasundari</ext-link>, Shanghai Jiao Tong University, China</p>
<p>
<ext-link ext-link-type="uri" xlink:href="https://loop.frontiersin.org/people/953842/overview">Jiyong Woo</ext-link>, Kyungpook National University, South Korea</p>
</fn>
<corresp id="c001">&#x2a;Correspondence: Jack C. Lee, <email>leejc@austin.utexas.edu</email>
</corresp>
<fn fn-type="other">
<p>This article was submitted to Nanomaterials, a section of the journal Frontiers in Nanotechnology</p>
</fn>
</author-notes>
<pub-date pub-type="epub">
<day>19</day>
<month>11</month>
<year>2021</year>
</pub-date>
<pub-date pub-type="collection">
<year>2021</year>
</pub-date>
<volume>3</volume>
<elocation-id>782836</elocation-id>
<history>
<date date-type="received">
<day>24</day>
<month>09</month>
<year>2021</year>
</date>
<date date-type="accepted">
<day>03</day>
<month>11</month>
<year>2021</year>
</date>
</history>
<permissions>
<copyright-statement>Copyright &#xa9; 2021 Huang, Gu, Wu, Ge, Chang, Wang, Zhang, Akinwande and Lee.</copyright-statement>
<copyright-year>2021</copyright-year>
<copyright-holder>Huang, Gu, Wu, Ge, Chang, Wang, Zhang, Akinwande and Lee</copyright-holder>
<license xlink:href="http://creativecommons.org/licenses/by/4.0/">
<p>This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these&#x20;terms.</p>
</license>
</permissions>
<abstract>
<p>Resistive random-access memory (RRAM) devices have drawn increasing interest for the simplicity of its structure, low power consumption and applicability to neuromorphic computing. By combining analog computing and data storage at the device level, neuromorphic computing system has the potential to meet the demand of computing power in applications such as artificial intelligence (AI), machine learning (ML) and Internet of Things (IoT). Monolayer rhenium diselenide (ReSe<sub>2</sub>), as a two-dimensional (2D) material, has been reported to exhibit non-volatile resistive switching (NVRS) behavior in RRAM devices with sub-nanometer active layer thickness. In this paper, we demonstrate stable multiple-step RESET in ReSe<sub>2</sub> RRAM devices by applying different levels of DC electrical bias. Pulse measurement has been conducted to study the neuromorphic characteristics. Under different height of stimuli, the ReSe<sub>2</sub> RRAM devices have been found to switch to different resistance states, which shows the potentiation of synaptic applications. Long-term potentiation (LTP) and depression (LTD) have been demonstrated with the gradual resistance switching behaviors observed in long-term plasticity programming. A Verilog-A model is proposed based on the multiple-step resistive switching behavior. By implementing the LTP/LTD parameters, an artificial neural network (ANN) is constructed for the demonstration of handwriting classification using Modified National Institute of Standards and Technology (MNIST) dataset.</p>
</abstract>
<kwd-group>
<kwd>RRAM</kwd>
<kwd>2D material</kwd>
<kwd>ReSe<sub>2</sub>
</kwd>
<kwd>neuromorphic computing</kwd>
<kwd>verilog-a</kwd>
<kwd>artificial neural network</kwd>
</kwd-group>
</article-meta>
</front>
<body>
<sec id="s1">
<title>Introduction</title>
<p>With the rapid development of artificial intelligence (AI), machine learning (ML) and Internet of Things (IoT), novel computing technology for information processing is becoming crucial (<xref ref-type="bibr" rid="B18">Moh and Raju, 2018</xref>; <xref ref-type="bibr" rid="B19">Mohanta et&#x20;al., 2020</xref>; <xref ref-type="bibr" rid="B33">Zhu et&#x20;al., 2020</xref>). Conventional circuits based on von Neumann architecture are facing challenges including physical separation of computing units and memory, and low density of on-chip memories, which in turn lead to high energy consumption and low operation efficiency (<xref ref-type="bibr" rid="B6">Du Nguyen et&#x20;al., 2017</xref>; <xref ref-type="bibr" rid="B34">Zidan et&#x20;al., 2018</xref>; <xref ref-type="bibr" rid="B1">Amirsoleimani et&#x20;al., 2020</xref>; <xref ref-type="bibr" rid="B22">Sebastian et&#x20;al., 2020</xref>). Therefore, neuromorphic computing, which is inspired by the operation of human brains, has been proposed as a promising computing paradigm to overcome the bottleneck of von Neumann architecture (<xref ref-type="bibr" rid="B13">Kuzum et&#x20;al., 2013</xref>). To physically realize the design of neuromorphic computing circuits, development of novel devices that can directly mimic brain-like long-term potentiation and depression (LTP/LTD) behaviors therefore arise significant interest.</p>
<p>Resistive random-access memory (RRAM), also known as memristors, is one of the most competitive candidates for the application of neuromorphic computing (<xref ref-type="bibr" rid="B9">Hong X. et&#x20;al., 2018</xref>). The operation of RRAM devices is based on the non-volatile resistive switching (NVRS) phenomenon of the active layer, typically a bulk metal-oxide film, such as SiO<sub>2</sub> or HfO<sub>2</sub>, in a metal-insulator-metal (MIM) stacking structure (<xref ref-type="bibr" rid="B5">Chang et&#x20;al., 2016</xref>; <xref ref-type="bibr" rid="B15">Lin et&#x20;al., 2017</xref>). By applying external electrical bias, repeatable resistive switching behavior between high resistance state (HRS) and low resistance state (LRS) can be observed in the device and can be subsequently sustained without power supply (<xref ref-type="bibr" rid="B26">Wong et&#x20;al., 2012</xref>). In recent years, two-dimensional (2D) materials have been investigated and applied in the development of the next generation nanoelectronics, optoelectronics, flexible electronics, and biosensors. Various 2D materials, including graphene oxide, solution-processed transitional metal dichalcogenides (TMDs), degraded black phosphorus and multilayer hexagonal boron nitride (h-BN), have been reported to exhibit NVRS phenomenon and applied in RRAM devices (<xref ref-type="bibr" rid="B3">Bai et&#x20;al., 2015</xref>; <xref ref-type="bibr" rid="B8">Han et&#x20;al., 2017</xref>; <xref ref-type="bibr" rid="B7">Ge et&#x20;al., 2018</xref>; <xref ref-type="bibr" rid="B27">Wu et&#x20;al., 2019</xref>). It has been reported in our previous work that monolayer chemical vapor deposition (CVD)-grown rhenium diselenide (ReSe<sub>2</sub>) shows intrinsic NVRS phenomenon in a vertical MIM configuration (<xref ref-type="bibr" rid="B28">Wu et&#x20;al., 2021</xref>). The structure holds promise for practical integration with smaller die space and 3D stacking capability.</p>
<p>Analog resistive switching has been realized in metal-oxide-based as well as 2D-material-based RRAM devices in the early work (<xref ref-type="bibr" rid="B23">Shen et&#x20;al., 2020</xref>; <xref ref-type="bibr" rid="B4">Cao et&#x20;al., 2021</xref>). Compared with the conventional binary switching with only two stable resistance states, RRAM devices with analog switching property can potentially mimic the function of biological synapse, making them feasible to be implemented in brain-inspired neuromorphic computing systems (<xref ref-type="bibr" rid="B14">Li et&#x20;al., 2017</xref>; <xref ref-type="bibr" rid="B32">Zhang et&#x20;al., 2019</xref>; <xref ref-type="bibr" rid="B25">Wang et&#x20;al., 2021</xref>). When designing circuits with RRAM devices, Verilog-A provides a good platform for compact analog modeling as a <italic>de facto</italic> standard language widely used in semiconductor industry (<xref ref-type="bibr" rid="B12">Jiang et&#x20;al., 2014</xref>; <xref ref-type="bibr" rid="B17">Mcandrew et&#x20;al., 2015</xref>). By fitting the experimental data into functions of resistance and voltage, resistive switching behaviors can be described by a well-designed Verilog-A&#x20;model.</p>
<p>In this work, RRAM devices in vertical MIM structure based on monolayer ReSe<sub>2</sub> were fabricated. Raman and photoluminescence (PL) spectra have been conducted to characterize the 2D material used in the devices. DC and pulse measurements are used to demonstrate the electrical properties of the ReSe<sub>2</sub> RRAM devices including resistive switching, retention, endurance, and LTP/LTD behaviors. A Verilog-A model has been established based on the experimental data. To study the interference to a neuromorphic computing system brought by the ReSe<sub>2</sub> RRAM device, an artificial neural network (ANN) is simulated for pattern recognition using Modified National Institute of Standards and Technology (MNIST) dataset.</p>
</sec>
<sec id="s2">
<title>Experiments</title>
<sec id="s2-1">
<title>Device Fabrication</title>
<p>The monolayer CVD-grown ReSe<sub>2</sub> films on mica substrate were produced by Sixcarbon Technology. All the fabricated devices in this work make use of the crossbar MIM structure. The 2D RRAM devices are fabricated with continuous CVD-grown monolayer ReSe<sub>2</sub> film sandwiched between Au top and bottom electrodes in the vertical MIM structure. The active device area is defined as the overlapped region between the crossbar electrodes. <xref ref-type="fig" rid="F1">Figures 1A,B</xref> show the schematic and top-view optical image of the ReSe<sub>2</sub> RRAM devices, respectively. The active layer thickness is below 1&#xa0;nm for the monolayer ReSe<sub>2</sub>. Gold, which is an inert metal, is used as the electrode material in this work to avoid the possible formation of metal oxides at the metal-ReSe<sub>2</sub> interface.</p>
<fig id="F1" position="float">
<label>FIGURE 1</label>
<caption>
<p>RRAM device based on monolayer ReSe<sub>2</sub>. <bold>(A)</bold> 3D schematic and <bold>(B)</bold> optical image of fabricated ReSe<sub>2</sub> vertical MIM crossbar device with Au electrodes.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g001.tif"/>
</fig>
<p>The bottom electrodes (BE) were patterned by e-beam lithography and deposited by e-beam evaporation (2&#xa0;nm Cr/ 80&#xa0;nm Au) on a 285&#xa0;nm SiO<sub>2</sub>/Si substrate. Polydimethylsiloxane (PDMS) pick-and-place water assisted transfer method was used to transfer the monolayer ReSe<sub>2</sub> film from mica to the target substrate with BE (<xref ref-type="bibr" rid="B16">Ma et&#x20;al., 2017</xref>). In this method, the ReSe<sub>2</sub> film contacts with the PDMS stamp conformally. Then, the mica-ReSe<sub>2</sub>-PDMS system was soaked into deionized water for 30&#xa0;min. During this process, water can diffuse into the interface between ReSe<sub>2</sub> and mica due to the hydrophilic surface of mica. The ReSe<sub>2</sub>-PDMS film was separated from the mica substrate and brought into contact with the target substrate. The PDMS stamp was peeled off subsequently and the ReSe<sub>2</sub> film was left on the target substrate with BE. After the completion of transfer, top electrodes (TE) were patterned and deposited with the same method as BE. The overlapped region between TE and BE is defined as the device area with a typical size of 1&#x20;&#xd7; 1 and 2&#x20;&#xd7; 2&#xa0;&#x3bc;m<sup>2</sup> in this&#x20;work.</p>
</sec>
<sec id="s2-2">
<title>Material and Electrical Characterization</title>
<p>Raman spectroscopy and photoluminescence (PL) were performed on a Renishaw in-Via system with 532&#xa0;nm wavelength source to evaluate the ReSe<sub>2</sub> film before transferring. The DC and pulse characteristics of the devices were taken on a Cascade probe station under ambient conditions. An Agilent B1500A semiconductor parameter analyzer was used for DC and pulse measurements. During the DC measurements, electrical bias was applied on TE and BE was grounded. By involving one additional probe for pulses on TE, voltage pulses were injected to the device for pulse measurements.</p>
</sec>
<sec id="s2-3">
<title>Verilog-A Model</title>
<p>To describe the analog switching behavior of ReSe<sub>2</sub> RRAM devices, a compact Verilog-A model was constructed based on the data from DC and pulse measurements. By fitting the analog switching data into functions of resistance and voltage, the model was then used to simulate analog resistive switching and LTP/LTD behaviors when implemented in HSPICE.</p>
</sec>
<sec id="s2-4">
<title>Artificial Neural Network Simulation</title>
<p>A fully connected multi-layer perceptron ANN model was designed for supervised learning with the MNIST database. To demonstrate the potential application of the ReSe<sub>2</sub> RRAM devices, LTP/LTD characteristics were implemented in the stochastic gradient descent (SGD) optimizer of the ANN&#x20;model.</p>
</sec>
</sec>
<sec sec-type="results|discussion" id="s3">
<title>Results and Discussions</title>
<p>Material characterizations have been conducted on the samples to confirm the material used in the device. Raman spectra of the monolayer ReSe<sub>2</sub> films (<xref ref-type="fig" rid="F2">Figure&#x20;2A</xref>) has been used to confirm the quality of material. The two characteristic peaks for ReSe<sub>2</sub>, were observed at &#x223c;190&#xa0;cm<sup>&#x2212;1</sup> and &#x223c;140&#xa0;cm<sup>&#x2212;1</sup>, corresponding to the A<sub>g</sub>-like mode and E<sub>g</sub>-like mode of 2H ReSe<sub>2</sub>. The peak distance of &#x223c;50&#xa0;cm<sup>&#x2212;1</sup> is in a good agreement with the reported value, suggesting a high-qualify uniform monolayer crystalline film (<xref ref-type="bibr" rid="B11">Jiang et&#x20;al., 2018</xref>; <xref ref-type="bibr" rid="B2">Apte et&#x20;al., 2019</xref>). <xref ref-type="fig" rid="F2">Figure&#x20;2B</xref> shows the PL of the monolayer ReSe<sub>2</sub>. The PL peak position for the ReSe<sub>2</sub> is located at &#x223c;1.5&#xa0;eV, consistent with the reported optical band gap (<xref ref-type="bibr" rid="B9">Hong M. et&#x20;al., 2018</xref>; <xref ref-type="bibr" rid="B20">Qiu et&#x20;al., 2019</xref>).</p>
<fig id="F2" position="float">
<label>FIGURE 2</label>
<caption>
<p>Material characterization of monolayer ReSe<sub>2</sub>. <bold>(A)</bold> Raman shift spectra and <bold>(B)</bold> photoluminescence.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g002.tif"/>
</fig>
<p>DC electrical measurements were performed on as-fabricated crossbar MIM RRAM devices and revealed nonvolatile resistive switching in monolayer ReSe<sub>2</sub> active layers. <xref ref-type="fig" rid="F3">Figure&#x20;3A</xref> shows a typical I-V curve of resistive switching. The device generally starts from a HRS. Without any forming process, the current shows a sudden increase as voltage sweeps to &#x223c;3&#xa0;V, indicating a transition from HRS to LRS (SET). For bipolar operation, the device will start a multi-step analog transition to HRS from &#x2212;0.5&#xa0;V (RESET) when a reverse voltage sweep is applied, which shows the potential for neuromorphic applications. A compliance current of 1&#xa0;mA is applied at SET process to prevent irreversible breakdown, while no compliance current is applied at RESET process. The grey curves in <xref ref-type="fig" rid="F1">Figure&#x20;1A</xref> illustrates a low cycle-to-cycle variation. After each SET and RESET measurement process, a read process is applied to acquire the resistance of the device. The LRS of the device is around 50&#xa0;&#x3a9;, while the HRS can reach up to over 1&#x20;&#xd7; 10<sup>6</sup>&#xa0;&#x3a9;, highlighting a promising ON/OFF ratio of over 4 orders of magnitude. Manual endurance data shown in <xref ref-type="fig" rid="F3">Figure&#x20;3B</xref> demonstrates over 200 DC cycles, which is similar to the endurance data of metal oxide-based RRAM devices. Retention of nonvolatile states tested up to 6&#xa0;h (<xref ref-type="fig" rid="F3">Figure&#x20;3C</xref>) without obvious resistance change, which is sufficient for certain neuromorphic applications involving short term plasticity.</p>
<fig id="F3" position="float">
<label>FIGURE 3</label>
<caption>
<p>Electrical characteristics of ReSe<sub>2</sub> RRAM devices. <bold>(A)</bold> I-V characteristic under cycling DC sweep, indicating low cycle-to-cycle variation. <bold>(B)</bold> Endurance of ReSe<sub>2</sub> RRAM devices for over 200 cycles. <bold>(C)</bold> The retention behavior of ReSe<sub>2</sub> RRAM devices for over 6&#xa0;h at ambient condition.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g003.tif"/>
</fig>
<p>Based on our previous studies on 2D TMD-based RRAM devices, a &#x201c;conductive-point&#x201d; model was proposed to illustrate the resistive switching mechanism (<xref ref-type="bibr" rid="B29">Wu et&#x20;al., 2020</xref>; <xref ref-type="bibr" rid="B28">Wu et&#x20;al., 2021</xref>). When applying external voltage bias, metal ions/atoms from TE can be dissociated triggered by the electrical field and adsorbed into the chalcogen defects in the ReSe<sub>2</sub> layer. As electrons transport through the metallic conductive point at the vacancy site, the device would go into a lower resistance state. During the RESET process, the Joule heating effect induced by the high current in the device would move the metal ions/atoms out of the vacancies, resulting in a transition to a higher resistance state. Atomic resolution STM measurement with the evidence of Au moving in and out from the vacancy site after SET and RESET process supports the model. <xref ref-type="fig" rid="F4">Figure&#x20;4</xref> shows the schematics of the conductive-point model with metal adsorption.</p>
<fig id="F4" position="float">
<label>FIGURE 4</label>
<caption>
<p>Schematics of the conductive-point model with metal adsorption. Starting from HRS, Au ions or atoms from the electrodes will be driven by external voltage bias and diffuse to Se vacancies in the active layer (SET), leading the device to LRS. While applying RESET voltage, the Au ions or atoms will be moved out of the vacancies by current-induced Joule heating effect, resulting in a transition to a higher resistance&#x20;state.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g004.tif"/>
</fig>
<p>After the DC characterization, variable pulses are applied to the ReSe<sub>2</sub> devices to access its capability of emulating LTP and LTD. In this work, the selected pulse setup for SET is 100&#xa0;ns in width and 3.2&#xa0;V in height after a series of tuning. While for RESET, the pulse setup is 100&#xa0;ns in width and &#x2212;0.8&#xa0;V in height. A DC read process was applied after each pulse to acquire the resistance state. By applying the optimum SET/RESET pulses, the conductance of the ReSe<sub>2</sub> device shows gradual increase/decrease. <xref ref-type="fig" rid="F5">Figure&#x20;5</xref> presents the LTP/LTD. The device exhibits a resistive transition from HRS to LRS after receiving 25 SET pulses (<xref ref-type="fig" rid="F5">Figure&#x20;5A</xref>). While after 40 RESET pulses, the conductance gradually decreases from &#x223c;2.4&#xa0;mS to 1.8&#xa0;mS (<xref ref-type="fig" rid="F5">Figure&#x20;5B</xref>). Based on the conductive-point model, Au ions/atoms would be gradually driven into the active layer, leading to a multi-step conductance increase after a series of pulses. While in the pulse RESET process, the dissociation of Au ions/atoms from the active layer is relatively slower than DC RESET due to the low amount of power injected into the device by RESET pulses, resulting in a decrease of conductance after a larger number of pulses. In this way, we can mimic the synaptic responses of depression and potentiation by changing the polarization. As is shown in <xref ref-type="table" rid="T1">Table&#x20;1</xref>, among RRAM devices based on different types of low-dimensional materials including graphene oxide, hBN, metal dichalcogenides and quantum dots, ReSe<sub>2</sub> RRAM demonstrated in this work is highlighted by its small pulse width, and relatively high ON/OFF ratio, which shows the potential in the large scale applications of neuromorphic computing system.</p>
<fig id="F5" position="float">
<label>FIGURE 5</label>
<caption>
<p>Demonstration of synapse behavior of the ReSe<sub>2</sub> RRAM device. <bold>(A)</bold> Long-term potentiation (LTP) with 25 SET pulses. <bold>(B)</bold> Long term depression (LTD) with 40 RESET pulses.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g005.tif"/>
</fig>
<table-wrap id="T1" position="float">
<label>TABLE 1</label>
<caption>
<p>Comparison of the device characteristics of low-dimension material-based synapse devices.</p>
</caption>
<table>
<thead valign="top">
<tr>
<th align="left">Material</th>
<th align="center">V<sub>set</sub>/V<sub>reset</sub>
</th>
<th align="center">ON/OFF ratio</th>
<th align="center">Endurance</th>
<th align="center">Pulse width</th>
<th align="center">Ref.</th>
</tr>
</thead>
<tbody valign="top">
<tr>
<td align="left">ReSe<sub>2</sub>
</td>
<td align="center">3&#xa0;V/&#x2212;0.5&#xa0;V</td>
<td align="char" char=".">10<sup>4</sup>
</td>
<td align="center">&#x3e;200</td>
<td align="center">100&#xa0;ns</td>
<td align="left">This work</td>
</tr>
<tr>
<td align="left">Graphene oxide</td>
<td align="center">1.5&#xa0;V/&#x2212;1.5&#xa0;V</td>
<td align="char" char=".">&#x3c; 100</td>
<td align="center">120</td>
<td align="center">1&#xa0;ms</td>
<td align="left">
<xref ref-type="bibr" rid="B21">Sahu et&#x20;al. (2021)</xref>
</td>
</tr>
<tr>
<td align="left">Multilayer hBN</td>
<td align="center">1.5&#xa0;V/&#x2212;0.7&#xa0;V</td>
<td align="char" char=".">10<sup>2</sup>
</td>
<td align="center">N. A</td>
<td align="center">20&#xa0;&#x3bc;s</td>
<td align="left">
<xref ref-type="bibr" rid="B24">Shi et&#x20;al. (2018)</xref>
</td>
</tr>
<tr>
<td align="left">WS<sub>2</sub>
</td>
<td align="center">0.6&#xa0;V/&#x2212;0.3&#xa0;V</td>
<td align="char" char=".">10<sup>2</sup>
</td>
<td align="center">N. A</td>
<td align="center">250&#x2013;750&#xa0;ns</td>
<td align="left">
<xref ref-type="bibr" rid="B31">Yan et&#x20;al. (2019b)</xref>
</td>
</tr>
<tr>
<td align="left">PbS QD / Ga<sub>2</sub>O<sub>3</sub>
</td>
<td align="center">0.8&#xa0;V/&#x2212;0.8&#xa0;V</td>
<td align="char" char=".">10<sup>6</sup>
</td>
<td align="center">N. A</td>
<td align="center">200&#xa0;ns</td>
<td align="left">
<xref ref-type="bibr" rid="B30">Yan et&#x20;al. (2019a)</xref>
</td>
</tr>
</tbody>
</table>
</table-wrap>
<p>With the acquisition of DC and pulse experimental data, a compact Verilog-A model is constructed. Based on the I-V characteristics from DC measurements, the LRS can be fitted with Ohmic conduction model, which illustrates the linear relation between voltage and current. For the analog RESET process, resistance states are fitted by Schottky emission model. This is consistent with our previous work. The following simplifications and functions are used in the construction of the Verilog-A model:<list list-type="simple">
<list-item>
<p>&#x2022; The resistance states are continuous as the maximum voltage (<inline-formula id="inf1">
<mml:math id="m1">
<mml:mrow>
<mml:msub>
<mml:mi>V</mml:mi>
<mml:mrow>
<mml:mi>m</mml:mi>
<mml:mi>a</mml:mi>
<mml:mi>x</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula>) in the RESET process increases.</p>
</list-item>
<list-item>
<p>&#x2022; The resistance of LRS is controlled by a metallic Ohmic conduction function as is shown in Function 1, where the parameter <inline-formula id="inf2">
<mml:math id="m2">
<mml:mrow>
<mml:msub>
<mml:mi>A</mml:mi>
<mml:mn>1</mml:mn>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> reflects the current and <inline-formula id="inf3">
<mml:math id="m3">
<mml:mrow>
<mml:msub>
<mml:mi>B</mml:mi>
<mml:mn>1</mml:mn>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is affected by the intrinsic resistance of measurement tools.</p>
</list-item>
</list>
<disp-formula id="e1">
<mml:math id="m4">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:mi>R</mml:mi>
<mml:mo>&#x3d;</mml:mo>
<mml:msub>
<mml:mi>A</mml:mi>
<mml:mn>1</mml:mn>
</mml:msub>
<mml:mo>.</mml:mo>
<mml:mi>V</mml:mi>
<mml:mo>&#x2b;</mml:mo>
<mml:msub>
<mml:mi>B</mml:mi>
<mml:mn>1</mml:mn>
</mml:msub>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(1)</label>
</disp-formula>
<list list-type="simple">
<list-item>
<p>&#x2022; The resistance of HRS is derived from the Schottky emission model:</p>
</list-item>
</list>
<disp-formula id="e2">
<mml:math id="m5">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:mi>J</mml:mi>
<mml:mo>&#xa0;</mml:mo>
<mml:mo>&#x221d;</mml:mo>
<mml:msup>
<mml:mi>A</mml:mi>
<mml:mo>&#x2217;</mml:mo>
</mml:msup>
<mml:msup>
<mml:mi>T</mml:mi>
<mml:mn>2</mml:mn>
</mml:msup>
<mml:mo>&#x2061;</mml:mo>
<mml:mi>exp</mml:mi>
<mml:mrow>
<mml:mo>[</mml:mo>
<mml:mrow>
<mml:mfrac>
<mml:mrow>
<mml:mo>&#x2212;</mml:mo>
<mml:mi>q</mml:mi>
<mml:mrow>
<mml:mo>(</mml:mo>
<mml:mrow>
<mml:msub>
<mml:mi>&#x3d5;</mml:mi>
<mml:mi>B</mml:mi>
</mml:msub>
<mml:mo>&#x2212;</mml:mo>
<mml:msqrt>
<mml:mrow>
<mml:mfrac>
<mml:mrow>
<mml:mi>q</mml:mi>
<mml:mi>E</mml:mi>
</mml:mrow>
<mml:mrow>
<mml:mn>4</mml:mn>
<mml:mi>&#x3c0;</mml:mi>
<mml:msub>
<mml:mi>&#x3b5;</mml:mi>
<mml:mi>r</mml:mi>
</mml:msub>
<mml:msub>
<mml:mi>&#x3b5;</mml:mi>
<mml:mn>0</mml:mn>
</mml:msub>
</mml:mrow>
</mml:mfrac>
</mml:mrow>
</mml:msqrt>
</mml:mrow>
<mml:mo>)</mml:mo>
</mml:mrow>
</mml:mrow>
<mml:mrow>
<mml:mi>k</mml:mi>
<mml:mi>T</mml:mi>
</mml:mrow>
</mml:mfrac>
</mml:mrow>
<mml:mo>]</mml:mo>
</mml:mrow>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(2)</label>
</disp-formula>
<disp-formula id="e3">
<mml:math id="m6">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:mi>R</mml:mi>
<mml:mo>&#x3d;</mml:mo>
<mml:mfrac>
<mml:mi>V</mml:mi>
<mml:mrow>
<mml:msub>
<mml:mi>A</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
<mml:mo>&#x22c5;</mml:mo>
<mml:mi>exp</mml:mi>
<mml:mrow>
<mml:mo>(</mml:mo>
<mml:mrow>
<mml:msub>
<mml:mi>B</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
<mml:mo>&#x22c5;</mml:mo>
<mml:msqrt>
<mml:mi>V</mml:mi>
</mml:msqrt>
<mml:mo>&#x2b;</mml:mo>
<mml:msub>
<mml:mi>C</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
</mml:mrow>
<mml:mo>)</mml:mo>
</mml:mrow>
</mml:mrow>
</mml:mfrac>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(3)</label>
</disp-formula>
<list list-type="simple">
<list-item>
<p>&#x2022; The parameter <inline-formula id="inf4">
<mml:math id="m7">
<mml:mrow>
<mml:msub>
<mml:mi>A</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula>, <inline-formula id="inf5">
<mml:math id="m8">
<mml:mrow>
<mml:msub>
<mml:mi>B</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> and <inline-formula id="inf6">
<mml:math id="m9">
<mml:mrow>
<mml:msub>
<mml:mi>C</mml:mi>
<mml:mn>2</mml:mn>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> in function (3) is defined by the maximum voltage (<inline-formula id="inf7">
<mml:math id="m10">
<mml:mrow>
<mml:msub>
<mml:mi>V</mml:mi>
<mml:mrow>
<mml:mi>m</mml:mi>
<mml:mi>a</mml:mi>
<mml:mi>x</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula>) in the RESET process.</p>
</list-item>
<list-item>
<p>&#x2022; The resistance of the RRAM device under LTP/LTD follows an exponential degradation function:</p>
</list-item>
</list>
<disp-formula id="e4">
<mml:math id="m11">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:mi>R</mml:mi>
<mml:mo>&#x3d;</mml:mo>
<mml:msub>
<mml:mi>R</mml:mi>
<mml:mrow>
<mml:mi>i</mml:mi>
<mml:mi>n</mml:mi>
<mml:mi>i</mml:mi>
<mml:mi>t</mml:mi>
<mml:mo>&#x22C5;</mml:mo>
</mml:mrow>
</mml:msub>
<mml:msup>
<mml:mi>&#x3b1;</mml:mi>
<mml:mi>n</mml:mi>
</mml:msup>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(4)</label>
</disp-formula>
</p>
<p>Here, <inline-formula id="inf8">
<mml:math id="m12">
<mml:mi>J</mml:mi>
</mml:math>
</inline-formula> is the current density, <inline-formula id="inf9">
<mml:math id="m13">
<mml:mrow>
<mml:msup>
<mml:mi>A</mml:mi>
<mml:mo>&#x2217;</mml:mo>
</mml:msup>
</mml:mrow>
</mml:math>
</inline-formula> is the effective Richardson constant, <inline-formula id="inf10">
<mml:math id="m14">
<mml:mi>T</mml:mi>
</mml:math>
</inline-formula> is the absolute temperature, <inline-formula id="inf11">
<mml:math id="m15">
<mml:mi>q</mml:mi>
</mml:math>
</inline-formula> is the elementary charge, <inline-formula id="inf12">
<mml:math id="m16">
<mml:mrow>
<mml:msub>
<mml:mi>&#x3d5;</mml:mi>
<mml:mi>B</mml:mi>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the Schottky barrier height, <inline-formula id="inf13">
<mml:math id="m17">
<mml:mi>E</mml:mi>
</mml:math>
</inline-formula> is the electrical field across the dielectric, <inline-formula id="inf14">
<mml:math id="m18">
<mml:mi>k</mml:mi>
</mml:math>
</inline-formula> is the Boltzmann&#x2019;s constant, <inline-formula id="inf15">
<mml:math id="m19">
<mml:mrow>
<mml:msub>
<mml:mi>&#x3b5;</mml:mi>
<mml:mi>r</mml:mi>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the optical dielectric constant, <inline-formula id="inf16">
<mml:math id="m20">
<mml:mrow>
<mml:msub>
<mml:mi>R</mml:mi>
<mml:mrow>
<mml:mi>i</mml:mi>
<mml:mi>n</mml:mi>
<mml:mi>i</mml:mi>
<mml:mi>t</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the initial resistance when LTP/LTD begins, <inline-formula id="inf17">
<mml:math id="m21">
<mml:mi>&#x3b1;</mml:mi>
</mml:math>
</inline-formula> is the degradation rate during LTP/LTD, and n is the number of pulses. The <inline-formula id="inf18">
<mml:math id="m22">
<mml:mi>&#x3b1;</mml:mi>
</mml:math>
</inline-formula> is &#x223c;0.85 for LTP and &#x223c;1.01 for LTD, which shows good linearity. The fitting is performed by Python 3.7 with the SciPy library. The continuous curves in <xref ref-type="fig" rid="F6">Figures 6B,C</xref> illustrate a good consistency between the experimental and simulation results.</p>
<fig id="F6" position="float">
<label>FIGURE 6</label>
<caption>
<p>Simulation results of ReSe<sub>2</sub> RRAM Verilog-A compact model using HSPICE. Simulated I-V curve of <bold>(A)</bold> RESET and <bold>(B)</bold> SET under DC sweep. No current compliance was applied to the simulation, causing an increasing current response after passing the threshold voltage of SET. Simulated <bold>(C)</bold> long-term potentiation, and <bold>(D)</bold> long term depression.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g006.tif"/>
</fig>
<p>By implementing the LRS and HRS function fitted by data extracted from 20 resistive switching cycles, an analog Verilog-A compact model for the ReSe<sub>2</sub> RRAM device is constructed. <xref ref-type="fig" rid="F6">Figures 6A,B</xref> displays the HSPICE simulation result based on the Verilog-A model when applying DC sweep. The results obtained from the simulation indicate that the resistance switching occurs when the input voltage sweep across threshold voltage for SET and RESET, which are 3&#xa0;V and &#x2212;0.5&#xa0;V, respectively. Further function implementation has been conducted based on the basic analog resistive switching model. The degradation rate fitted by function (4) enables the model to have LTP/LTD behavior when a series of pulse with the same height and width is input into the RRAM device in a HSPICE simulation. <xref ref-type="fig" rid="F6">Figures 6C,D</xref> shows the simulated LTP/LTD results. The grey plots are the resistance output from the simulation. The blue and red curves are the calculated conductance states after each pulse, which shows similar behavior as the experimental results.</p>
<p>To demonstrate the potential of our synaptic ReSe<sub>2</sub> RRAM devices, a training simulation based on ANN is performed. A fully connected two-layer perceptron neural network for supervised learning with the MNIST dataset for handwriting number recognition. As is shown in <xref ref-type="fig" rid="F7">Figure&#x20;7A</xref>, the two-layer perceptron neural network consists of 784 neurons on the input layer, 200 neurons on the hidden layer, and 10 output neurons. The 784 input neurons correspond to 28&#x20;&#xd7; 28 MNIST image data, and the 10 output neurons correspond to 10 types of numbers (0&#x2013;9).</p>
<fig id="F7" position="float">
<label>FIGURE 7</label>
<caption>
<p>Application of ReSe<sub>2</sub> RRAM for handwriting number recognition with MNIST dataset. <bold>(A)</bold> Schematic illustration of the ANN structure designed for the simulation. Comparison of <bold>(B)</bold> accuracy and <bold>(C)</bold> loss between models with standard and ReSe<sub>2</sub> RRAM-based SGD optimizers.</p>
</caption>
<graphic xlink:href="fnano-03-782836-g007.tif"/>
</fig>
<p>In the simulation learning process, a customized SGD optimizer is designed to demonstrate the interference brought by the implementation of ReSe<sub>2</sub> RRAM devices. After each epoch of training, the optimizer will calculate the gradient of the current weights. After that, the weights will be updated following <xref ref-type="disp-formula" rid="e5">Eq. 5</xref>.<disp-formula id="e5">
<mml:math id="m23">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:msub>
<mml:mi>W</mml:mi>
<mml:mrow>
<mml:mi mathvariant="italic">new</mml:mi>
</mml:mrow>
</mml:msub>
<mml:mo>&#x3d;</mml:mo>
<mml:mi>W</mml:mi>
<mml:mo>&#x2212;</mml:mo>
<mml:mi>l</mml:mi>
<mml:mi>r</mml:mi>
<mml:mo>&#xd7;</mml:mo>
<mml:mi>g</mml:mi>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(5)</label>
</disp-formula>
</p>
<p>Here <inline-formula id="inf19">
<mml:math id="m24">
<mml:mrow>
<mml:msub>
<mml:mi>W</mml:mi>
<mml:mrow>
<mml:mi>n</mml:mi>
<mml:mi>e</mml:mi>
<mml:mi>w</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the updated weight, <inline-formula id="inf20">
<mml:math id="m25">
<mml:mi>W</mml:mi>
</mml:math>
</inline-formula> is the weight after one epoch of training, <inline-formula id="inf21">
<mml:math id="m26">
<mml:mrow>
<mml:mi>l</mml:mi>
<mml:mi>r</mml:mi>
</mml:mrow>
</mml:math>
</inline-formula> is learning rate, and <inline-formula id="inf22">
<mml:math id="m27">
<mml:mi>g</mml:mi>
</mml:math>
</inline-formula> is the gradient. When the gradient is positive, the weight will decrease, which goes into the process of LTD. While the gradient is negative, the weight will go through the process of LTP. Taking the effect of LTP/LTD into consideration, <xref ref-type="disp-formula" rid="e5">Eq. 5</xref> will be modified as:<disp-formula id="e6">
<mml:math id="m28">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:msub>
<mml:mi>W</mml:mi>
<mml:mrow>
<mml:mi mathvariant="italic">new</mml:mi>
</mml:mrow>
</mml:msub>
<mml:mo>&#x3d;</mml:mo>
<mml:mi>W</mml:mi>
<mml:mo>&#x2212;</mml:mo>
<mml:mi>l</mml:mi>
<mml:mi>r</mml:mi>
<mml:mo>&#xd7;</mml:mo>
<mml:mi>g</mml:mi>
<mml:mo>&#xd7;</mml:mo>
<mml:mrow>
<mml:mo>&#x7c;</mml:mo>
<mml:mrow>
<mml:msub>
<mml:mi>k</mml:mi>
<mml:mrow>
<mml:mi>L</mml:mi>
<mml:mi>T</mml:mi>
<mml:mi>D</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
<mml:mo>&#x7c;</mml:mo>
</mml:mrow>
<mml:mo>,</mml:mo>
<mml:mo>&#xa0;</mml:mo>
<mml:mo>&#xa0;</mml:mo>
<mml:mi>g</mml:mi>
<mml:mo>&#x3e;</mml:mo>
<mml:mn>0</mml:mn>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:math>
<label>(6)</label>
</disp-formula>
<disp-formula id="e7">
<mml:math id="m29">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:msub>
<mml:mi>W</mml:mi>
<mml:mrow>
<mml:mi>n</mml:mi>
<mml:mi>e</mml:mi>
<mml:mi>w</mml:mi>
</mml:mrow>
</mml:msub>
<mml:mo>&#x3d;</mml:mo>
<mml:mi>W</mml:mi>
<mml:mo>&#x2212;</mml:mo>
<mml:mi>l</mml:mi>
<mml:mi>r</mml:mi>
<mml:mo>&#xd7;</mml:mo>
<mml:mi>g</mml:mi>
<mml:mo>&#xd7;</mml:mo>
<mml:mo>&#x7c;</mml:mo>
<mml:msub>
<mml:mi>k</mml:mi>
<mml:mrow>
<mml:mi>L</mml:mi>
<mml:mi>T</mml:mi>
<mml:mi>P</mml:mi>
</mml:mrow>
</mml:msub>
<mml:mo>&#x7c;</mml:mo>
<mml:mo>,</mml:mo>
<mml:mo>&#xa0;</mml:mo>
<mml:mo>&#xa0;</mml:mo>
<mml:mi>g</mml:mi>
<mml:mo>&#x3c;</mml:mo>
<mml:mn>0</mml:mn>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
</mml:mrow>
</mml:math>
<label>(7)</label>
</disp-formula>
</p>
<p>Here we consider the LTP/LTD processes are linear. The <inline-formula id="inf23">
<mml:math id="m30">
<mml:mrow>
<mml:msub>
<mml:mi>k</mml:mi>
<mml:mrow>
<mml:mi>L</mml:mi>
<mml:mi>T</mml:mi>
<mml:mi>D</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> and <inline-formula id="inf24">
<mml:math id="m31">
<mml:mrow>
<mml:msub>
<mml:mi>k</mml:mi>
<mml:mrow>
<mml:mi>L</mml:mi>
<mml:mi>T</mml:mi>
<mml:mi>P</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> are the slope of the conductance curve under a linear fitting, which follows <xref ref-type="disp-formula" rid="e8">Eq. 8</xref>. Here, <inline-formula id="inf25">
<mml:math id="m32">
<mml:mrow>
<mml:msub>
<mml:mi>G</mml:mi>
<mml:mrow>
<mml:mi>f</mml:mi>
<mml:mi>i</mml:mi>
<mml:mi>n</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the normalized final conductance, <inline-formula id="inf26">
<mml:math id="m33">
<mml:mrow>
<mml:msub>
<mml:mi>G</mml:mi>
<mml:mrow>
<mml:mi>i</mml:mi>
<mml:mi>n</mml:mi>
<mml:mi>i</mml:mi>
<mml:mi>t</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
</mml:math>
</inline-formula> is the normalized initial conductance, and <inline-formula id="inf27">
<mml:math id="m34">
<mml:mi>P</mml:mi>
</mml:math>
</inline-formula> is the number of pulses.<disp-formula id="e8">
<mml:math id="m35">
<mml:mrow>
<mml:mtable>
<mml:mtr>
<mml:mtd>
<mml:mrow>
<mml:mi>k</mml:mi>
<mml:mo>&#x3d;</mml:mo>
<mml:mfrac>
<mml:mrow>
<mml:msub>
<mml:mi mathvariant="italic">G</mml:mi>
<mml:mrow>
<mml:mi mathvariant="italic">fin</mml:mi>
</mml:mrow>
</mml:msub>
<mml:mo>&#x2212;</mml:mo>
<mml:msub>
<mml:mi mathvariant="italic">G</mml:mi>
<mml:mrow>
<mml:mi mathvariant="italic">init</mml:mi>
</mml:mrow>
</mml:msub>
</mml:mrow>
<mml:mi>P</mml:mi>
</mml:mfrac>
<mml:mo>.</mml:mo>
</mml:mrow>
</mml:mtd>
</mml:mtr>
</mml:mtable>
</mml:mrow>
</mml:math>
<label>(8)</label>
</disp-formula>
</p>
<p>The ANN with customized SDG optimizer is trained for 50 epochs. An ideal ANN with no customization is trained under the same conditions as a benchmark. After 50 epochs of training, the ANN based on ReSe<sub>2</sub> RRAM devices achieved high recognition accuracy of 91.3%, which is comparable to the 95.71% accuracy of the ideal ANN model (<xref ref-type="fig" rid="F7">Figure&#x20;7B</xref>). The loss of each model shows that neither of them exhibits over-fitting issue, which is desirable in the training process (<xref ref-type="fig" rid="F7">Figure&#x20;7C</xref>). Note that the recognition accuracy of the ideal model used in this work is not as high as that in previously reported works. The main reason is that the model is not optimized for the specific application of handwriting recognition with MNIST dataset. By comparing the model with default parameters with the model implementing customized SDG optimizer, we can quickly assess the performance of the ANN using ReSe<sub>2</sub> RRAM devices.</p>
</sec>
<sec sec-type="conclusion" id="s4">
<title>Conclusion</title>
<p>In summary, vertical crossbar MIM structure RRAM devices based on 2D ReSe<sub>2</sub> have been found to exhibit excellent characteristics, e.g., stable multiple-step RESET when different levels of DC bias are applied. Furthermore, with the analog switching characteristic of the ReSe<sub>2</sub>, essential LTP and LTD behaviors are successfully mimicked. By implementing the physical properties, a Verilog-A compact model is designed to provide a standard method for future design of neuromorphic computing systems. In addition, the demonstration of a high handwriting recognition accuracy with ANN simulation shows the potential of the ReSe<sub>2</sub> RRAM devices. The findings from our work provide additional insights into the application of 2D ReSe<sub>2</sub> RRAM devices in the construction of brain-inspired neuromorphic computing systems.</p>
</sec>
</body>
<back>
<sec id="s5">
<title>Data Availability Statement</title>
<p>The original contributions presented in the study are included in the article/Supplementary Material, further inquiries can be directed to the corresponding author.</p>
</sec>
<sec id="s6">
<title>Author Contributions</title>
<p>YH and YG contributed equally to this work. The electrical characterization, model design and data process are done by YH. The device fabrication and material characterization are done by YG. XhW and RG provided instructions on measurement and fabrication. Y-FC gave instructions on the development of Verilog-A and ANN model. XyW wrote the SGD optimizer codes for the ANN model. JZ wrote part of the Verilog-A code.</p>
</sec>
<sec id="s7">
<title>Funding</title>
<p>This work was supported in part by the National Science Foundation (NSF) Grant &#x23;1809017. The authors acknowledge use of Texas Nanofabrication Facilities supported by the NSF NNCI award &#x23;1542159.</p>
</sec>
<sec sec-type="COI-statement" id="s8">
<title>Conflict of Interest</title>
<p>Author Y-FC was employed by company Intel Corporation. Author XyW was employed by company Oracle Corporation.</p>
<p>The remaining authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.</p>
</sec>
<sec sec-type="disclaimer" id="s9">
<title>Publisher&#x2019;s Note</title>
<p>All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article, or claim that may be made by its manufacturer, is not guaranteed or endorsed by the publisher.</p>
</sec>
<ack>
<p>The authors appreciate Jo Wozniak and Anne Bowen of Texas Advanced Computing Centre (TACC) for 3D renderings.</p>
</ack>
<ref-list>
<title>References</title>
<ref id="B1">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Amirsoleimani</surname>
<given-names>A.</given-names>
</name>
<name>
<surname>Alibart</surname>
<given-names>F.</given-names>
</name>
<name>
<surname>Yon</surname>
<given-names>V.</given-names>
</name>
<name>
<surname>Xu</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Pazhouhandeh</surname>
<given-names>M. R.</given-names>
</name>
<name>
<surname>Ecoffey</surname>
<given-names>S.</given-names>
</name>
<etal/>
</person-group> (<year>2020</year>). <article-title>In&#x2010;Memory Vector&#x2010;Matrix Multiplication in Monolithic Complementary Metal-Oxide-Semiconductor&#x2010;Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives</article-title>. <source>Adv. Intell. Syst.</source> <volume>2</volume>, <fpage>2000115</fpage>. <pub-id pub-id-type="doi">10.1002/aisy.202000115</pub-id> </citation>
</ref>
<ref id="B2">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Apte</surname>
<given-names>A.</given-names>
</name>
<name>
<surname>Krishnamoorthy</surname>
<given-names>A.</given-names>
</name>
<name>
<surname>Hachtel</surname>
<given-names>J.&#x20;A.</given-names>
</name>
<name>
<surname>Susarla</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Yoon</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Sassi</surname>
<given-names>L. M.</given-names>
</name>
<etal/>
</person-group> (<year>2019</year>). <article-title>Two-Dimensional Lateral Epitaxy of 2H (MoSe2)-1T&#x2032; (ReSe2) Phases</article-title>. <source>Nano Lett.</source> <volume>19</volume>, <fpage>6338</fpage>&#x2013;<lpage>6345</lpage>. <pub-id pub-id-type="doi">10.1021/acs.nanolett.9b02476</pub-id> </citation>
</ref>
<ref id="B3">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Bai</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Wang</surname>
<given-names>K.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Song</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Li</surname>
<given-names>T.</given-names>
</name>
<etal/>
</person-group> (<year>2015</year>). <article-title>Stacked 3D RRAM Array with Graphene/CNT as Edge Electrodes</article-title>. <source>Sci. Rep.</source> <volume>5</volume>, <fpage>13785</fpage>. <pub-id pub-id-type="doi">10.1038/srep13785</pub-id> </citation>
</ref>
<ref id="B4">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Cao</surname>
<given-names>G.</given-names>
</name>
<name>
<surname>Meng</surname>
<given-names>P.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Liu</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Bian</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Zhu</surname>
<given-names>C.</given-names>
</name>
<etal/>
</person-group> (<year>2021</year>). <article-title>2D Material Based Synaptic Devices for Neuromorphic Computing</article-title>. <source>Adv. Funct. Mater.</source> <volume>31</volume>, <fpage>2005443</fpage>. <pub-id pub-id-type="doi">10.1002/adfm.202005443</pub-id> </citation>
</ref>
<ref id="B5">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Chang</surname>
<given-names>Y.-F.</given-names>
</name>
<name>
<surname>Fowler</surname>
<given-names>B.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>Y.-C.</given-names>
</name>
<name>
<surname>Zhou</surname>
<given-names>F.</given-names>
</name>
<name>
<surname>Pan</surname>
<given-names>C.-H.</given-names>
</name>
<name>
<surname>Chang</surname>
<given-names>T.-C.</given-names>
</name>
<etal/>
</person-group> (<year>2016</year>). <article-title>Demonstration of Synaptic Behaviors and Resistive Switching Characterizations by Proton Exchange Reactions in Silicon Oxide</article-title>. <source>Scientific Rep.</source> <volume>6</volume>, <fpage>1</fpage>&#x2013;<lpage>10</lpage>. <pub-id pub-id-type="doi">10.1038/srep21268</pub-id> </citation>
</ref>
<ref id="B6">
<citation citation-type="confproc">
<person-group person-group-type="author">
<name>
<surname>Du Nguyen</surname>
<given-names>H. A.</given-names>
</name>
<name>
<surname>Yu</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Xie</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Taouil</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Hamdioui</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Fey</surname>
<given-names>D.</given-names>
</name>
</person-group> (<year>2017</year>). &#x201c;<article-title>Memristive devices for computing: Beyond CMOS and beyond von Neumann</article-title>,&#x201d; in <conf-name>Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration</conf-name>. <conf-loc>Abu Dhabi, United Arab Emirates</conf-loc>, <conf-date>October 25&#x20;2017</conf-date>. <publisher-name>VLSI-SoC IEEE</publisher-name>. <fpage>1</fpage>&#x2013;<lpage>10</lpage>. <pub-id pub-id-type="doi">10.1109/vlsi-soc.2017.8203479</pub-id> </citation>
</ref>
<ref id="B7">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Ge</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Kim</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Shi</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Sonde</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Tao</surname>
<given-names>L.</given-names>
</name>
<etal/>
</person-group> (<year>2018</year>). <article-title>Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides</article-title>. <source>Nano Lett.</source> <volume>18</volume>, <fpage>434</fpage>&#x2013;<lpage>441</lpage>. <pub-id pub-id-type="doi">10.1021/acs.nanolett.7b04342</pub-id> </citation>
</ref>
<ref id="B8">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Han</surname>
<given-names>S.-T.</given-names>
</name>
<name>
<surname>Hu</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Wang</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Zhou</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Zeng</surname>
<given-names>Y.-J.</given-names>
</name>
<name>
<surname>Ruan</surname>
<given-names>S.</given-names>
</name>
<etal/>
</person-group> (<year>2017</year>). <article-title>Black Phosphorus Quantum Dots with Tunable Memory Properties and Multilevel Resistive Switching Characteristics</article-title>. <source>Adv. Sci.</source> <volume>4</volume>, <fpage>1600435</fpage>. <pub-id pub-id-type="doi">10.1002/advs.201600435</pub-id> </citation>
</ref>
<ref id="B9">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Hong</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Zhou</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Gao</surname>
<given-names>N.</given-names>
</name>
<name>
<surname>Jiang</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Xie</surname>
<given-names>C.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>L.</given-names>
</name>
<etal/>
</person-group> (<year>2018a</year>). <article-title>Identifying the Non-identical Outermost Selenium Atoms and Invariable Band Gaps across the Grain Boundary of Anisotropic Rhenium Diselenide</article-title>. <source>ACS Nano</source> <volume>12</volume>, <fpage>10095</fpage>&#x2013;<lpage>10103</lpage>. <pub-id pub-id-type="doi">10.1021/acsnano.8b04872</pub-id> </citation>
</ref>
<ref id="B10">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Hong</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Loy</surname>
<given-names>D. J.</given-names>
</name>
<name>
<surname>Dananjaya</surname>
<given-names>P. A.</given-names>
</name>
<name>
<surname>Tan</surname>
<given-names>F.</given-names>
</name>
<name>
<surname>Ng</surname>
<given-names>C.</given-names>
</name>
<name>
<surname>Lew</surname>
<given-names>W.</given-names>
</name>
</person-group> (<year>2018b</year>). <article-title>Oxide-based RRAM Materials for Neuromorphic Computing</article-title>. <source>J.&#x20;Mater. Sci.</source> <volume>53</volume>, <fpage>8720</fpage>&#x2013;<lpage>8746</lpage>. <pub-id pub-id-type="doi">10.1007/s10853-018-2134-6</pub-id> </citation>
</ref>
<ref id="B11">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Jiang</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Shi</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Xie</surname>
<given-names>C.</given-names>
</name>
<name>
<surname>Zhang</surname>
<given-names>N.</given-names>
</name>
<name>
<surname>Zhang</surname>
<given-names>Z.</given-names>
</name>
<etal/>
</person-group> (<year>2018</year>). <article-title>Temperature-dependent Raman Spectroscopy Studies of the Interface Coupling Effect of Monolayer ReSe2 Single Crystals on Au Foils</article-title>. <source>Nanotechnology</source> <volume>29</volume>, <fpage>204003</fpage>. <pub-id pub-id-type="doi">10.1088/1361-6528/aab3a4</pub-id> </citation>
</ref>
<ref id="B12">
<citation citation-type="confproc">
<person-group person-group-type="author">
<name>
<surname>Jiang</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Yu</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Engel</surname>
<given-names>J.&#x20;H.</given-names>
</name>
<name>
<surname>Guan</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Wong</surname>
<given-names>H.-S. P.</given-names>
</name>
</person-group> (<year>2014</year>). <article-title>Verilog-A Compact Model for Oxide-Based Resistive Random Access Memory (RRAM)</article-title>&#x201d;. in <conf-name>Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)</conf-name>. <conf-loc>Yokohama, Japan</conf-loc>, <conf-date>September 11&#x20;2014</conf-date>. <publisher-name>IEEE</publisher-name>. <fpage>41</fpage>&#x2013;<lpage>44</lpage>. <ext-link ext-link-type="uri" xlink:href="https://doi.org/10.1109/SISPAD.2014.6931558">10.1109/SISPAD.2014.6931558</ext-link> . </citation>
</ref>
<ref id="B13">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Kuzum</surname>
<given-names>D.</given-names>
</name>
<name>
<surname>Yu</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Philip Wong</surname>
<given-names>H.-S.</given-names>
</name>
</person-group> (<year>2013</year>). <article-title>Synaptic Electronics: Materials, Devices and Applications</article-title>. <source>Nanotechnology</source> <volume>24</volume>, <fpage>382001</fpage>. <pub-id pub-id-type="doi">10.1088/0957-4484/24/38/382001</pub-id> </citation>
</ref>
<ref id="B14">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Li</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>P.-Y.</given-names>
</name>
<name>
<surname>Xu</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Yu</surname>
<given-names>S.</given-names>
</name>
</person-group> (<year>2017</year>). <article-title>Design of Ternary Neural Network with 3-D Vertical RRAM Array</article-title>. <source>IEEE Trans. Electron. Devices</source> <volume>64</volume>, <fpage>2721</fpage>&#x2013;<lpage>2727</lpage>. <pub-id pub-id-type="doi">10.1109/ted.2017.2697361</pub-id> </citation>
</ref>
<ref id="B15">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Lin</surname>
<given-names>C.-Y.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>P.-H.</given-names>
</name>
<name>
<surname>Chang</surname>
<given-names>T.-C.</given-names>
</name>
<name>
<surname>Chang</surname>
<given-names>K.-C.</given-names>
</name>
<name>
<surname>Zhang</surname>
<given-names>S.-D.</given-names>
</name>
<name>
<surname>Tsai</surname>
<given-names>T.-M.</given-names>
</name>
<etal/>
</person-group> (<year>2017</year>). <article-title>Attaining Resistive Switching Characteristics and Selector Properties by Varying Forming Polarities in a Single HfO2-Based RRAM Device with a Vanadium Electrode</article-title>. <source>Nanoscale</source> <volume>9</volume>, <fpage>8586</fpage>&#x2013;<lpage>8590</lpage>. <pub-id pub-id-type="doi">10.1039/c7nr02305g</pub-id> </citation>
</ref>
<ref id="B16">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Ma</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Liu</surname>
<given-names>Q.</given-names>
</name>
<name>
<surname>Xu</surname>
<given-names>D.</given-names>
</name>
<name>
<surname>Zhu</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Kim</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Cui</surname>
<given-names>Y.</given-names>
</name>
<etal/>
</person-group> (<year>2017</year>). <article-title>Capillary-force-assisted Clean-Stamp Transfer of Two-Dimensional Materials</article-title>. <source>Nano Lett.</source> <volume>17</volume>, <fpage>6961</fpage>&#x2013;<lpage>6967</lpage>. <pub-id pub-id-type="doi">10.1021/acs.nanolett.7b03449</pub-id> </citation>
</ref>
<ref id="B17">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Mcandrew</surname>
<given-names>C. C.</given-names>
</name>
<name>
<surname>Coram</surname>
<given-names>G. J.</given-names>
</name>
<name>
<surname>Gullapalli</surname>
<given-names>K. K.</given-names>
</name>
<name>
<surname>Jones</surname>
<given-names>J.&#x20;R.</given-names>
</name>
<name>
<surname>Nagel</surname>
<given-names>L. W.</given-names>
</name>
<name>
<surname>Roy</surname>
<given-names>A. S.</given-names>
</name>
<etal/>
</person-group> (<year>2015</year>). <article-title>Best Practices for Compact Modeling in Verilog-A</article-title>. <source>IEEE J.&#x20;Electron. Devices Soc.</source> <volume>3</volume>, <fpage>383</fpage>&#x2013;<lpage>396</lpage>. <pub-id pub-id-type="doi">10.1109/jeds.2015.2455342</pub-id> </citation>
</ref>
<ref id="B18">
<citation citation-type="confproc">
<person-group person-group-type="author">
<name>
<surname>Moh</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Raju</surname>
<given-names>R.</given-names>
</name>
</person-group> (<year>2018</year>). <article-title>Machine Learning Techniques for Security of Internet of Things (IoT) and Fog Computing systems</article-title>&#x201d;, in <conf-name>Proceedings of the International Conference on High Performance Computing &#x26; Simulation</conf-name>. <conf-loc>Orleans, France</conf-loc>. <conf-date>July 20&#x20;2018</conf-date>. <publisher-name>HPCS IEEE</publisher-name>, <fpage>709</fpage>&#x2013;<lpage>715</lpage>. <ext-link ext-link-type="uri" xlink:href="https://doi.org/10.1109/HPCS.2018.00116">10.1109/HPCS.2018.00116</ext-link> . </citation>
</ref>
<ref id="B19">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Mohanta</surname>
<given-names>B. K.</given-names>
</name>
<name>
<surname>Jena</surname>
<given-names>D.</given-names>
</name>
<name>
<surname>Satapathy</surname>
<given-names>U.</given-names>
</name>
<name>
<surname>Patnaik</surname>
<given-names>S.</given-names>
</name>
</person-group> (<year>2020</year>). <article-title>Survey on IoT Security: Challenges and Solution Using Machine Learning, Artificial Intelligence and Blockchain Technology</article-title>. <source>Internet of Things</source> <volume>11</volume>, <fpage>100227</fpage>. <pub-id pub-id-type="doi">10.1016/j.iot.2020.100227</pub-id> </citation>
</ref>
<ref id="B20">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Qiu</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Trushin</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Fang</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Verzhbitskiy</surname>
<given-names>I.</given-names>
</name>
<name>
<surname>Gao</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Laksono</surname>
<given-names>E.</given-names>
</name>
<etal/>
</person-group> (<year>2019</year>). <article-title>Giant Gate-Tunable Bandgap Renormalization and Excitonic Effects in a 2D Semiconductor</article-title>. <source>Sci. Adv.</source> <volume>5</volume>, <fpage>eaaw2347</fpage>. <pub-id pub-id-type="doi">10.1126/sciadv.aaw2347</pub-id> </citation>
</ref>
<ref id="B21">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Sahu</surname>
<given-names>D. P.</given-names>
</name>
<name>
<surname>Jetty</surname>
<given-names>P.</given-names>
</name>
<name>
<surname>Jammalamadaka</surname>
<given-names>S. N.</given-names>
</name>
</person-group> (<year>2021</year>). <article-title>Graphene Oxide Based Synaptic Memristor Device for Neuromorphic Computing</article-title>. <source>Nanotechnology</source> <volume>32</volume>, <fpage>155701</fpage>. <pub-id pub-id-type="doi">10.1088/1361-6528/abd978</pub-id> </citation>
</ref>
<ref id="B22">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Sebastian</surname>
<given-names>A.</given-names>
</name>
<name>
<surname>Le Gallo</surname>
<given-names>M.</given-names>
</name>
<name>
<surname>Khaddam-Aljameh</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Eleftheriou</surname>
<given-names>E.</given-names>
</name>
</person-group> (<year>2020</year>). <article-title>Memory Devices and Applications for In-Memory Computing</article-title>. <source>Nat. Nanotechnol.</source> <volume>15</volume>, <fpage>529</fpage>&#x2013;<lpage>544</lpage>. <pub-id pub-id-type="doi">10.1038/s41565-020-0655-z</pub-id> </citation>
</ref>
<ref id="B23">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Shen</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>C.</given-names>
</name>
<name>
<surname>Qi</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Xu</surname>
<given-names>W.</given-names>
</name>
<name>
<surname>Liu</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Mitrovic</surname>
<given-names>I. Z.</given-names>
</name>
<etal/>
</person-group> (<year>2020</year>). <article-title>Advances of RRAM Devices: Resistive Switching Mechanisms, Materials and Bionic Synaptic Application</article-title>. <source>Nanomaterials</source> <volume>10</volume>, <fpage>1437</fpage>. <pub-id pub-id-type="doi">10.3390/nano10081437</pub-id> </citation>
</ref>
<ref id="B24">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Shi</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Liang</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Yuan</surname>
<given-names>B.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>V.</given-names>
</name>
<name>
<surname>Li</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Hui</surname>
<given-names>F.</given-names>
</name>
<etal/>
</person-group> (<year>2018</year>). <article-title>Electronic Synapses Made of Layered Two-Dimensional Materials</article-title>. <source>Nat. Electron.</source> <volume>1</volume>, <fpage>458</fpage>&#x2013;<lpage>465</lpage>. <pub-id pub-id-type="doi">10.1038/s41928-018-0118-9</pub-id> </citation>
</ref>
<ref id="B25">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Wang</surname>
<given-names>T. Y.</given-names>
</name>
<name>
<surname>Meng</surname>
<given-names>J.&#x20;L.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Zhu</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Sun</surname>
<given-names>Q. Q.</given-names>
</name>
<name>
<surname>Ding</surname>
<given-names>S. J.</given-names>
</name>
<etal/>
</person-group> (<year>2021</year>). <article-title>Flexible 3D Memristor Array for Binary Storage and Multi&#x2010;states Neuromorphic Computing Applications</article-title>. <source>InfoMat</source> <volume>3</volume>, <fpage>212</fpage>&#x2013;<lpage>221</lpage>. <pub-id pub-id-type="doi">10.1002/inf2.12158</pub-id> </citation>
</ref>
<ref id="B26">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Wong</surname>
<given-names>H.-S. P.</given-names>
</name>
<name>
<surname>Lee</surname>
<given-names>H.-Y.</given-names>
</name>
<name>
<surname>Yu</surname>
<given-names>S.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>Y.-S.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>P.-S.</given-names>
</name>
<etal/>
</person-group> (<year>2012</year>). <article-title>Metal-Oxide RRAM</article-title>. <source>Proc. IEEE</source> <volume>100</volume>, <fpage>1951</fpage>&#x2013;<lpage>1970</lpage>. <pub-id pub-id-type="doi">10.1109/jproc.2012.2190369</pub-id> </citation>
</ref>
<ref id="B27">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Wu</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Ge</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>P. A.</given-names>
</name>
<name>
<surname>Chou</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Zhang</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Zhang</surname>
<given-names>Y.</given-names>
</name>
<etal/>
</person-group> (<year>2019</year>). <article-title>Thinnest Nonvolatile Memory Based on Monolayer h&#x2010;BN</article-title>. <source>Adv. Mater.</source> <volume>31</volume>, <fpage>1806790</fpage>. <pub-id pub-id-type="doi">10.1002/adma.201806790</pub-id> </citation>
</ref>
<ref id="B28">
<citation citation-type="confproc">
<person-group person-group-type="author">
<name>
<surname>Wu</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Ge</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Gu</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Okogbue</surname>
<given-names>E.</given-names>
</name>
<name>
<surname>Shi</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Shivayogimath</surname>
<given-names>A.</given-names>
</name>
<etal/>
</person-group> (<year>2021</year>). &#x201c;<article-title>Universal Non-volatile Resistive Switching Behavior in 2D Metal Dichalcogenides Featuring Unique Conductive-Point Random Access Memory Effect</article-title>,&#x201d; in <conf-name>Proceedings of the 2021&#x20;5th IEEE Electron Devices Technology &#x26; Manufacturing Conference (EDTM)</conf-name>. <conf-loc>Chengdu, China</conf-loc>. <conf-date>April 11&#x20;2021</conf-date>. <pub-id pub-id-type="doi">10.1109/edtm50988.2021.9420947</pub-id> </citation>
</ref>
<ref id="B29">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Wu</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Ge</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Huang</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Akinwande</surname>
<given-names>D.</given-names>
</name>
<name>
<surname>Lee</surname>
<given-names>J.&#x20;C.</given-names>
</name>
</person-group> (<year>2020</year>). <article-title>Resistance State Evolution under Constant Electric Stress on a MoS2&#x20;Non-volatile Resistive Switching Device</article-title>. <source>RSC Adv.</source> <volume>10</volume>, <fpage>42249</fpage>&#x2013;<lpage>42255</lpage>. <pub-id pub-id-type="doi">10.1039/d0ra05209d</pub-id> </citation>
</ref>
<ref id="B30">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Yan</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Pei</surname>
<given-names>Y.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Zhou</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Wang</surname>
<given-names>H.</given-names>
</name>
<etal/>
</person-group> (<year>2019a</year>). <article-title>Self-Assembled Networked PbS Distribution Quantum Dots for Resistive Switching and Artificial Synapse Performance Boost of Memristors</article-title>. <source>Adv. Mater.</source> <volume>31</volume>, <fpage>e1805284</fpage>. <pub-id pub-id-type="doi">10.1002/adma.201805284</pub-id> </citation>
</ref>
<ref id="B31">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Yan</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>Q.</given-names>
</name>
<name>
<surname>Chen</surname>
<given-names>A. P.</given-names>
</name>
<name>
<surname>Zhao</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Zhou</surname>
<given-names>Z.</given-names>
</name>
<name>
<surname>Wang</surname>
<given-names>J.</given-names>
</name>
<etal/>
</person-group> (<year>2019b</year>). <article-title>Vacancy-Induced Synaptic Behavior in 2D WS2&#x20;Nanosheet-Based Memristor for Low-Power Neuromorphic Computing</article-title>. <source>Small</source> <volume>15</volume>, <fpage>e1901423</fpage>. <pub-id pub-id-type="doi">10.1002/smll.201901423</pub-id> </citation>
</ref>
<ref id="B32">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Zhang</surname>
<given-names>W.</given-names>
</name>
<name>
<surname>Gao</surname>
<given-names>B.</given-names>
</name>
<name>
<surname>Tang</surname>
<given-names>J.</given-names>
</name>
<name>
<surname>Li</surname>
<given-names>X.</given-names>
</name>
<name>
<surname>Wu</surname>
<given-names>W.</given-names>
</name>
<name>
<surname>Qian</surname>
<given-names>H.</given-names>
</name>
<etal/>
</person-group> (<year>2019</year>). <article-title>Analog&#x2010;Type Resistive Switching Devices for Neuromorphic Computing</article-title>. <source>physica status solidi (Rrl) &#x2013; Rapid Res. Lett.</source> <volume>13</volume>. <pub-id pub-id-type="doi">10.1002/pssr.201900204</pub-id> </citation>
</ref>
<ref id="B33">
<citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname>Zhu</surname>
<given-names>R.</given-names>
</name>
<name>
<surname>Liu</surname>
<given-names>L.</given-names>
</name>
<name>
<surname>Song</surname>
<given-names>H.</given-names>
</name>
<name>
<surname>Ma</surname>
<given-names>M.</given-names>
</name>
</person-group> (<year>2020</year>). <source>Multi-access Edge Computing Enabled Internet of Things: Advances and Novel Applications</source>. <publisher-name>Springer</publisher-name>. <publisher-loc>Berlin, Germany</publisher-loc>. . </citation>
</ref>
<ref id="B34">
<citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname>Zidan</surname>
<given-names>M. A.</given-names>
</name>
<name>
<surname>Strachan</surname>
<given-names>J.&#x20;P.</given-names>
</name>
<name>
<surname>Lu</surname>
<given-names>W. D.</given-names>
</name>
</person-group> (<year>2018</year>). <article-title>The Future of Electronics Based on Memristive Systems</article-title>. <source>Nat. Electron.</source> <volume>1</volume>, <fpage>22</fpage>&#x2013;<lpage>29</lpage>. <pub-id pub-id-type="doi">10.1038/s41928-017-0006-8</pub-id> </citation>
</ref>
</ref-list>
</back>
</article>