ORIGINAL RESEARCH article
Front. Space Technol.
Sec. Advanced Space Engineering
Volume 6 - 2025 | doi: 10.3389/frspt.2025.1610424
Single Event Upset Simulation and Detection in Configuration Memory
Provisionally accepted- 1Montana State University, Bozeman, United States
- 2Resilient Computing, Bozeman, United States
Select one of your emails
You have multiple emails registered with Frontiers:
Notify me on publication
Please enter your email address:
If you already have an account, please login
You don't have a Frontiers account ? You can register here
Single event upsets (SEU) from radiation strikes in configuration memory are potentially catastrophe due to their widespread effects. For field programmable gate arrays (FPGAs), faults in configuration memory propagate into the implemented logic design on the hardware interconnection level with unpredictable results. Two payloads consisting of a pair of quad modular redundant (QMR) FPGA-based processor were deployed to the International Space Station for 13 months. During operation, these payloads experienced a number of faults from radiation including one payload experiencing a rare multi-core fault. Investigation suggested the multi-core fault was the result of a SEE directly in a voter on the logic design or an SEE in the FPGA configuration memory changing the implemented logic. An injection procedure for the FPGA's configuration memory was developed to simulate radiation strikes in configuration memory and test fault detection. The injection procedure was paired with the QMR processor. This provided a full configuration memory testing environment where the implemented logic design was capable of detecting faults propagating from the FPGA's configuration memory. Injection throughout the configuration memory was used to create a map of particularly vulnerable locations in configuration memory and implemented logic design. Testing with injected faults produced similar results to the multi-core fault observed in orbit on the payload. The testing procedure provides a comprehensive testing strategy which pairs systematic injection in the configuration memory with a logic design capable of detecting the induced errors to localize the propagating fault in the design.
Keywords: Configuration memory, Radiation Tolerance, FPGA, see, SoftCore, QMR, fault simulation
Received: 12 Apr 2025; Accepted: 30 Jun 2025.
Copyright: © 2025 Austin, Major, Barney, Williams, Becker, Smith and Lameres. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) or licensor are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.
* Correspondence: Hezekiah Austin, Montana State University, Bozeman, United States
Disclaimer: All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article or claim that may be made by its manufacturer is not guaranteed or endorsed by the publisher.