ORIGINAL RESEARCH article
Front. Nanotechnol.
Sec. Nanoelectronics
Volume 7 - 2025 | doi: 10.3389/fnano.2025.1587700
Low Voltage Programming of RRAM-based Crossbar Arrays using MOS Parasitic Diodes
Provisionally accepted- School of Engineering, University of Edinburgh, Edinburgh, Scotland, United Kingdom
Select one of your emails
You have multiple emails registered with Frontiers:
Notify me on publication
Please enter your email address:
If you already have an account, please login
You don't have a Frontiers account ? You can register here
The 1-Transistor-1-Resistor (1T1R) RRAM-based crossbars have been exploited mainly due to their high density, scalability, and low-power properties. However, the series resistance of the transistor is a major problem in 1T1R crossbar arrays. This limits the maximum current available for inducing resistive switching and degrades the array's performance. To mitigate this issue, we proposed a new configuration, 1-Transistor-1-Diode-1-Resistor (1T1D1R), in which we use diodes (including the bulk-source/drain parasitic diodes of the access transistor) to bypass the gating transistor during the programming operation ('write'). The proposed solution trades increased overhead in the layout area with a dramatic increase in the maximum achievable current drive on RRAM devices, resulting in the ability to deliver 1.5mA+ with a voltage supply of as low as 1.2V using minimum size devices (in our implementation). We designed a 32×32 crossbar array with on-chip peripheral circuitry in commercially available 0.18µm triple-well cmos technology for the proof of concept. We demonstrated bidirectional programming, showing a memristance change of ≈ 500Ω for 120 and 80 pulses in positive and negative directions.
Keywords: Crossbar array, low voltage, RRAM, 1T1R, Parasitic diode
Received: 04 Mar 2025; Accepted: 02 May 2025.
Copyright: © 2025 Maheshwari, Serb and Prodromakis. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) or licensor are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.
* Correspondence: Sachin Maheshwari, School of Engineering, University of Edinburgh, Edinburgh, EH9 3JL, Scotland, United Kingdom
Disclaimer: All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article or claim that may be made by its manufacturer is not guaranteed or endorsed by the publisher.