Original Research
Published on 12 Oct 2011
VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality
in Neuromorphic Engineering
Frontiers in Neuroscience
doi 10.3389/fnins.2011.00117
- 10,988 views
- 41 citations