Your new experience awaits. Try the new design now and help us make it even better

MINI REVIEW article

Front. Astron. Space Sci.

Sec. Astronomical Instrumentation

Volume 12 - 2025 | doi: 10.3389/fspas.2025.1676898

Current Development Status of Key Technologies for High-Performance On-board Interconnection Buses — Analysis of TSN Bus Application Prospects in Aerospace

Provisionally accepted
Wenjie  ZhaoWenjie Zhao1,2Wanying  ZhangWanying Zhang1Jianing  RaoJianing Rao1,2*Shuangxue  HanShuangxue Han1Wenyuan  JiaWenyuan Jia1Jingxing  SongJingxing Song1Miao  MaMiao Ma1Zhenxing  DongZhenxing Dong1,2Guodong  YinGuodong Yin1,2Yan  ZhuYan Zhu1,2Junshe  AnJunshe An1,2
  • 1National Space Science Center, Chinese Academy of Sciences (CAS), Beijing, China
  • 2University of the Chinese Academy of Sciences, Beijing, China

The final, formatted version of the article will be published soon.

Abstract—This paper conducts a comprehensive survey and analysis of interconnection buses for space applications both domestically and internationally in recent years. In response to the future demands of satellites for high-performance computing, high-efficiency data processing, and high-speed data transmission in space missions, it proposes the integration of TSN (Time-Sensitive Networking) and RDMA (Remote Direct Memory Access) as a novel bus architecture for aerospace systems.The study investigates the developmental trajectory, practical implementations, and future prospects of TSN technology, alongside a parallel examination of RDMA's evolution, deployments, and emerging trends. Synthesizing these findings, the paper presents a forward-looking perspective on space applications leveraging the TSN+RDMA high-performance interconnection bus. Keywords—TSN (Time-Sensitive Networking); RDMA (Remote Direct Memory Access); High-Performance Computing; High-Efficiency Data Processing; High-Performance Interconnection Bus

Keywords: TSN (Time-Sensitive Networking), RDMA (Remote Direct Memory Access), high-performance computing, High-Efficiency Data Processing, High-Performance Interconnection Bus

Received: 31 Jul 2025; Accepted: 22 Sep 2025.

Copyright: © 2025 Zhao, Zhang, Rao, Han, Jia, Song, Ma, Dong, Yin, Zhu and An. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) or licensor are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.

* Correspondence: Jianing Rao, raojianing@nssc.ac.cn

Disclaimer: All claims expressed in this article are solely those of the authors and do not necessarily represent those of their affiliated organizations, or those of the publisher, the editors and the reviewers. Any product that may be evaluated in this article or claim that may be made by its manufacturer is not guaranteed or endorsed by the publisher.